



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/063,918	05/23/2002	Kazuo Sekiya	JP920010014US1	4408
23389 75	90 12/21/2004		EXAMINER	
SCULLY SCOTT MURPHY & PRESSER, PC			WARD, AARON S	
400 GARDEN CITY PLAZA GARDEN CITY, NY 11530		ART UNIT	PAPER NUMBER	
			2675	

DATE MAILED: 12/21/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/063,918	SEKIYA ET AL.			
Office Action Summary	Examiner	Art Unit			
	Aaron S. Ward	2675			
The MAILING DATE of this communication app Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl' - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time y within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from the application to become ABANDONE!	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
Responsive to communication(s) filed on 19 Ju This action is FINAL . 2b) ☐ This Since this application is in condition for allowal closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) Claim(s) 1-17 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed. 6) Claim(s) 1-17 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o	wn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Example 11.	epted or b) objected to by the Education of the Education of the drawing (s) be held in abeyance. See tion is required if the drawing (s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119	•				
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Application rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 06/25/02.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

Art Unit: 2675

DETAILED ACTION

Response to Amendment

The remarks filed July 19, 2004, and the IDS filed June 25, 2002, have been considered. Claims 1-17 are pending.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Hartman et al. (U.S. Patent No. 5,495,265; already of record).

As to claim 1, Hartman et al. teaches an LCD including a cell 2-5 (Fig. 1) forming a display area, a driver 22 applying a voltage, and an overdrive controller 10 – 21 to apply overdrive voltage exceeding a target value (column 5, lines 30-33). The overdrive controller 10 – 21 stores predicted capacitance values and calculates overdrive voltage based on predicted capacitance (column 6, lines 17-25; col. 2 lines 47-48; col. 5 lines 23-24).

As to claim 2, the LCD includes a memory 20 storing voltage information for capacitances. The overdrive controller 10-21 interpolates (column 2, lines 36-56) the voltage information stored in memory 20 to calculate the overdrive voltage.

Art Unit: 2675

As to claim 3, the overdrive controller 10 – 21 predicts a capacitance value (column 2, line s 36-48) of a pixel 4 one frame period later (column 4, lines 7-12 "subsequent") when applying a predetermined voltage to the pixel 4 with a certain capacitance value and stores the prediction (column 2, lines 47-55).

As to claim 4, the LCD further includes memory 20 storing capacitance values of pixels 4 reached on frame period later (column 4, lines 7-12 "subsequent") when applying predetermined voltage to the pixel 4 with a certain capacitance value. The overdrive controller 10-21 interpolates the information (column 2, lines 36-48) about the stored capacitances in the memory 20 to calculate the predicted value.

As to claim 5, the cell 2-5 has a nature where brightness change delays compared with capacitance change (column 1, lines 51-64).

As to claim 6, Hartman et al. teaches an LCD including cell 2 – 5 displaying an image from pixels 4 having a TFT structure (column 4, line 2), a driver 22 applying voltage to each pixel 4 of the cell 2 – 5, and controller 10 – 21 controlling the driver 22 to apply voltage exceeding applied voltage (column 5 lines 30-33) when displaying brightness on the cell. The controller 10 – 21 includes voltage calculating means (column 2 lines 47 – 48) for calculating cell voltage based on brightness on refresh cycle later (column 4, lines 7-12 "subsequent") corresponding to displayed pixel value and present capacitance of the pixel predicted in advance (column 6, lines 17-25; col. 2 lines 47-48; col. 5 lines 23-24).

As to claim 7, the controller 10-21 includes capacitance predicting means (column 2, lines 47-48 and column 6, lines 17-25) for predicting pixel capacitance value reached after the refresh cycle when applying the calculated voltage with the present capacitance, and storage

Art Unit: 2675

means 20 (column 6, lines 19-20) for storing predicted capacitance values. The voltage calculating means (column 2, lines 47-48) and capacitance predicting means predicts based on stored capacitance values (column 6, lines 17-46).

As to claim 8, the LCD includes a memory 20 storing information to obtain voltage from present capacitance value and capacitance value information a pixel 4 will reach when applying voltage to the pixel 4 with a predetermined capacitance (column 2, lines 47-48 and column 6, lines 17-25).

As to claim 9, the stored information in memory 20 used to obtain voltage and capacitance are discrete simulated values (column 2, lines 51-56).

As to claim 10, the stored information in memory 20 used to obtain voltage and capacitance are obtained from transition from a static state (column 1, lines 58-61).

As to claim 11, Hartman et al. teaches an LCD drive circuit include capacitance predicting means (column 6, lines 17-42) where each pixel 4 reaches one refresh cycle later (column 4, lines 7-12 "subsequent") when applying predetermined targeted voltage/brightness, storage means 20 for storing predicted capacitance, and voltage calculating means (column 2, lines 47-48) for each pixel 4 voltage based on brightness one refresh cycle later and stored capacitance (col. 2 lines 47-48; col. 5 lines 23-24).

As to claim 12, the capacitance predicting means (column 6, lines 17-42) reads predetermined information from memory 20 that stores capacitance information obtained at one refresh cycle later (column 4, lines 7-12 "subsequent") when applying predetermined pixel 4 voltage with certain capacitance, and interpolates (column 2, lines 36-48) the read informationg to predict the capacitance value.

Art Unit: 2675

As to claim 13, the voltage calculating means (column 2, lines 47-48) reads predetermined information from memory 20 for obtaining applied voltage from certain capacitance value, and interpolates (column 2, lines 36-48) the read information based on stored capacitance value in storage 20 to calculate applied voltage.

As to claim 14, Hartman et al. teaches a method wherein an input pixel 4 value is overdriven (column 5, lines 30-33) to output a modified value including predicting capacitance value each pixel 4 will reach one refresh cycle later (column 4, lines 7-12 "subsequent") when applying a predetermined voltage for input pixel value, storing the predicted capacitance (column 6, lines 19-20), and calculating an overdrive voltage (column 6, lines 20-42) to each pixel 4 based on input value one refresh cycle later (column 4, lines 7-12 "subsequent") and the stored capacitance (col. 2 lines 47-48; col. 5 lines 23-24).

As to claim 15, the overdrive voltage is calculated (column 6, lines 17-42) using stored capacitance value as a start point and target pixel brightness one refresh cycle later (column 4, lines 7-12 "subsequent").

As to claim 16, Hartman et al. teaches a method for driving an LCD wherein brightness change delays relative to capacitance change (column 1, lines 51-64), including predicting pixel capacitance value when applying predetermined voltage (column 2, lines 36-46), calculating voltage exceeding target pixel value based on input target using predicted capacitance value (column 5, lines 30-33; col. 2 lines 47-48; col. 5 lines 23-24), and supplying predetermined voltage to the LCD based on calculated voltage (column 6, lines 4-7).

As to claim 17, Hartman et al. teaches a program for directing a computer 1 (Fig. 1) to drive an LCD 2-6, including predicting capacitance where each pixel will reach one refresh

Art Unit: 2675

cycle later (column 4, lines 7-12 "subsequent") when applying predetermined voltage to the LCD (column 6, lines 16-46), storing the predicted capacitance in buffer 20 of the computer 1, and calculating applied pixel voltage based on pixel value one refresh cycle later and stored capacitance value (column 4, lines 7-12 "subsequent"; col. 2 lines 47-48; col. 5 lines 23-24).

Response to Arguments

3. Applicant's arguments filed July 19, 2004 have been fully considered but they are not persuasive. Hartman et al. teaches the overdrive controller 10-21 stores predicted capacitance values and calculates overdrive voltage based on predicted capacitance. For example, Hartman et al. teaches that the correction can be performed directly by means of a microprocessor (col. 2 lines 47-48; col. 5 lines 23-24) as part of the overdrive controller/storage, such that in calculating/predicting the overdrive voltage, capacitance values are stored by the microprocessor, e.g., in a microprocessor register, during calculation.

Conclusion

4. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2675

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aaron S. Ward whose telephone number is (703) 305-8992. The examiner can normally be reached on Monday - Friday, 8:30 am - 5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven J. Saras can be reached on (703) 305-9720. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ASW

DERSES-DOOM CHOW